help for vco design!!

Status
Not open for further replies.

guj1987

Newbie level 3
Joined
Jun 7, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Shijiazhuang
Visit site
Activity points
1,300
I designed a 2.5GHz CMOS VCO,(core current: 20mA), Rout=300omhs, 3.3V VDD supply, Now core output amplitude is 1~5V. phase noise simulation is about -116dBc/Hz, test is only about -108, the layout, power line:-?, bond wire may all have problems. But now i want to know if 1~5V amplitude is too high. is it dangerous?
 

What does it mean 1~5V ?? Is it variable ?? Or Output level 4Vpp differential?
If it's so, 2Vp single ended output is normal...
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…