Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help for MaxplusII simulation

Status
Not open for further replies.

dudleyzty

Junior Member level 2
Junior Member level 2
Joined
Apr 21, 2002
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
109
I try to combine two group of VHDL project to one project, every individual project can be compliled and simulated OK, but the combined
project cannot be simulated correctly, it can be compiled OK.
The two project have no common signal, they're all independent.

PLS help me!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top