Help - cadence spectreHDL compile error

Status
Not open for further replies.

btismylove

Newbie level 1
Joined
Apr 3, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
I writed a verilog-a code in cadence is show below,

-----------------------------------------------------------
`include "constants.vams"
`include "disciplines.vams"

module DAC_va(in, out);
parameter real fullscale = 5;
parameter integer maxbit = 10;
parameter integer bit = 10;
input [0:bit-1] in;
output out;

electrical out;
electrical [0:bit-1] in;

real vlump[maxbit:1];
real vout[maxbit:1];
real outv, vth;
integer i;
integer code[bit-1:0];

analog begin
@(initial_step) begin
vth = fullscale / 2;
for (i = 1; i <= maxbit; i = i + 1) begin
vlump = fullscale / pow(2, i);
end
end

end
endmodule
-----------------------------------------------------------

but, spectreHDL compiler of cadence is return error message is

-----------------------------------------------------------
Error found by spectre during SpectreHDL compile.
"/user1/chienju/opus/veriloga/DAC_va/veriloga/veriloga.va", line 6: Error:
mismatch in size of formal and actual for `in'.
Exiting SpectreHDL compilation.
-----------------------------------------------------------

Who can help me, thanks.
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…