help about "SDFA Error: Failed to find HOLD timingcheck

Status
Not open for further replies.
R

Rachel

Newbie level 6
Joined
Oct 25, 2003
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
130
failed to find hold timingcheck

gate level sim in Verilog XL with sdf file generated by synopsys , error occurs at "(HOLD (COND RN == 1 (posedge D)) (COND RN == 1 (negedge CKN)) (0.052:0.055:0.055))" in sdf, but ok when change the sdf file to "(HOLD (posedge D) (negedge CKN) (0.052:0.055:0.055))" , why ?
Can I generate a sdf without "COND" keywords ? Or should I change the sim library which describe the D Flip-Flop with asynchronous reset as " $hold ( negedge CKN, posedge D &&& _docheck1, 100000.0:100000.0:100000.0
, notifier );" ?
 

a error: failed to find hold timingcheck

check sdf version when you output it from Design Compiler
 

hold timingcheck

It's sdf 2.1 . If I use "write_sdf -veriosn 1.0" , no "COND" keyword in sdf file. Verilog-XL don't support sdf 2.1 ? And NC ?
 

verilogxl+sdf

Normally , the sdf version is v2.1.
In your case , you shold to check the SDPD ( state depend path delay)whether are the same between Verilog and Synopsys or not .

 

sdf cond

See Topic :

**broken link removed**

It is very close problem resolution. It uses 2 options to solve the incompatibilities problems between DC SDF output and Verilog:
1. A Perl script to fix, or
2. Feeding PrimeTime with your DC generated SDF & Netlist, having PrimeTime producing a new SDF output, which is now compatible with Verilog.

Hope this helps....
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…