Hi friends,
I would like to know the calculation of the CMOS input impedance.
How is it completely capacitance load on the CMOS input ports?
Please help.
Would u pl elaborate this in timing perspective?
In order to calculate the delay for cell made of CMOS transistors,
i read that the inputs to the CMOS cell present capacitive load only.
Why only capacitive load?