Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help about CMOS input impedance

Status
Not open for further replies.

sowmya005

Member level 5
Member level 5
Joined
Nov 20, 2006
Messages
83
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,773
Hi friends,
I would like to know the calculation of the CMOS input impedance.
How is it completely capacitance load on the CMOS input ports?
Please help.

Thanks,
Sowmya
 

there is no DC path from gate to source,
so the low frequency gate input impedance is only capacitance

but at high frequency, there is impedance
 

Would u pl elaborate this in timing perspective?
In order to calculate the delay for cell made of CMOS transistors,
i read that the inputs to the CMOS cell present capacitive load only.
Why only capacitive load?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top