HDL source code encoding-decoding

Status
Not open for further replies.
K

kalex

Newbie level 6
Joined
Jul 9, 2002
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
55
Hi, all,
I'd like ask this question. Does it possible (and "How to" if yes) to encode
VHDL source code of critical parts (like IPes library) of any project, while all project will still be available for normal compilation, simulation and
synthesis (by @ldec, Modelsim, LS, Synplify, etc). Maybe, like
@ltera megacores method? Anything else?
Thank in advance. :?:
 

it seems that there is no the kind of common format temporary storage form,
as the gds
 

IMHO it is not possible, because altera method use feature of altera tools. May be you need write a little utilities to encode/decode your sourse befor compilation or use only netlist for your core (use preroute core)
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…