Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

HD3 and THD measurement in cmos ota using cadence

Status
Not open for further replies.
S

shweta_eda

Junior Member level 2
Junior Member level 2
Joined
May 24, 2008
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,399
thd +ota

hello !!
how can i measure HD3 ,THD, IIP3, IIM3 using cadence analog environment for cmos ota design
please reply soon......its urgent
thanks in advance :)
 

thd in ota

anyone please reply and help me out
 

hd3 measurement

first do the pss analysis and the got to direct plot in that u can get the total harmonic destortion option
 

cmos ota design in cadence

how to do PSS analysis??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top