Having trouble compiling SV code

Status
Not open for further replies.

delon

Junior Member level 2
Joined
Sep 11, 2011
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,449
Hello,

I am having the following error while trying to compile my SV codes. I'm getting this error for my verification codes.


Error-[SE] Syntax error
Following verilog source has syntax error :
Class declaration outside programs requires "-sverilog -ntb_opts
dtm" switch

"../verification/bench.sv", 4: token is ';'
class test_env;
^

test_env is a class which reads from a configuration file.

I'm not sure what it means. I would appreciate any help. Than
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…