Has anybody use Rocket-Chip generator of SoC

Similar threads

• U

  New to Libero Soc , need some guidance

  • Started by Uuumillman
  • Oct 3, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• Development FPGA board with Gowin chip

  • Started by FlyingDutch
  • Dec 10, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• Z

  [SOLVED] Why "The Memory Controller has one address channel?"

  • Started by zzzhhh
  • Jun 20, 2023
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)

  • Started by dpaul
  • Feb 23, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• Asynchronous, Asymmetrical FIFO using logiCORE FIFO Generator in Vivado

  • Started by hassannriaz
  • May 30, 2023
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design