Handling large vectors in VHDL?

K

KrishKrishnaa

Newbie
Joined
Aug 7, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
15
I'm new to FPGA designing. I'm working on a project where I'm handling large vectors for a certain application (pattern matching).

Code VHDL - [expand]
1
2
3
4
5
6
7
8
9

Generic (        
N : integer := 128;
M : integer := 128;       
SAMPLES : integer := 128  -- Number of samples        );
Port (        clk : in STD_LOGIC;  
reset : in STD_LOGIC; 
 pattern_1 : in STD_LOGIC_VECTOR(SAMPLES * N - 1 downto 0); 
 pattern_2 : in STD_LOGIC_VECTOR(SAMPLES * M - 1 downto 0);
Result : out STD_LOGIC_VECTOR(SAMPLES * M - 1 downto 0)         );


I want to see how large the vector size can be accommodated on the FPGA based on the available resources (meaning the N, M, and SAMPLES are not restricted to 128). I know using them in the entity will not be ideal as we cannot map these large vectors to the FPGA IO pins; what will be the best way to handle this? I'm using the Nexys4 FPGA board.
 
Last edited by a moderator:

Sort by date Sort by votes
]
KrishKrishnaa said:
I know using them in the entity will not be ideal as we cannot map these large vectors to the FPGA IO pins.
Click to expand...
I don’t understand this statement. If you don’t have enough pins to match the number of bits in your vector, then you have to break those vectors into smaller chunks, and load the chunks sequentially and then reassemble them internally.
 

Upvote 0 Downvote
You must log in or register to reply here.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…