yangyang10182
Newbie level 6
- Joined
- Feb 1, 2010
- Messages
- 13
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,376
I read some papers about the delta sigma modulator and they mentioned the half-delay technology. In the paper, they usually use the switched capacitor integrator as shown in the picture. View attachment SC integrator.bmp
What I am understanding is when phi1 is on, the sampling capacitor is charged to Cs*Vi(n*T-1/2*T). And then phi1 is off and phi2 is on, the charge stored in the Cs is discharged to Ci. So the transfer function is Cs*Vi(n*T-1/2*T)=Ci*Vo(n*T)-Ci*Vo(n*T-T). Then H(z)=(Cs/Ci)*(z^(-1/2)/(1-z^(-1))). So it is a half delay integrator. Am I understanding it correctly?
Thanks in advance!
What I am understanding is when phi1 is on, the sampling capacitor is charged to Cs*Vi(n*T-1/2*T). And then phi1 is off and phi2 is on, the charge stored in the Cs is discharged to Ci. So the transfer function is Cs*Vi(n*T-1/2*T)=Ci*Vo(n*T)-Ci*Vo(n*T-T). Then H(z)=(Cs/Ci)*(z^(-1/2)/(1-z^(-1))). So it is a half delay integrator. Am I understanding it correctly?
Thanks in advance!