Non AMP

guigelines for building a state diagram in FBGAdvantage

Thread starter M.Minisy
Start date Feb 20, 2007

Status: Not open for further replies.

Feb 20, 2007

#1

M

M.Minisy

Newbie level 1

hi all

i need guidelines for building a state diagram using software FBGAdvantage .

and , how can i convert this state diagram to a verilog code ?

Feb 21, 2007

#2

S

sheik_vb

Member level 3

Hi,

see the attachment "How to write state machine in verilog.pdf"

Status: Not open for further replies.

Similar threads

A
User Testbench for Core1553BRT_APB in LiberoSoc
- Started by Altair99
- Sep 12, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
R
[SOLVED] VHDL code "skip" a line in write procedure
- Started by Raeiu
- Jan 19, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
B
[SOLVED] Writing a verilog code to generate a single pulse?
- Started by BALU@FPGA
- Jul 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which software is used today for logic synthesis? Any recommendation?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design