Glitch power during gate-level simulations

Status
Not open for further replies.

heerasignh

Newbie level 1
Joined
Oct 17, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
7
Hi. This is my first post on EDA forum. I am currently doing unit delay gate-level simulations. I see lot of glitch power in my design. In order to trace the glitch, I would like to count the number of gates through which the glitch propagates until it hits a sequential and stops. Is there a way to get this count during vcs simulation or I can see how the activity is being propagated?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…