Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Genus synthesis segmentation fault

Status
Not open for further replies.
K

Keerthana.R

Newbie
Newbie level 2
Joined
Jul 4, 2022
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
25
My verilog code is synthesizable in Vivado tool but not synthesizing in genus.
When I run syn_generic command, the code is partitioned into many pieces and a superthreading server is started. It runs for a while and finally aborts with a segmentation fault.
Can anybody help me figure out where exactly the problem is?
1656927600187.png

1656927695415.png

1656927772840.png

1656927826944.png

Thank you.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top