Generating Automatic Schematics from Verilog/VHDL/System Verilog

[talius]

This thread is for the general discussion of the blog entry Generating Automatic Schematics from Verilog/VHDL/System Verilog. Please add to the discussion here.