Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Gate Level Designing in HSpice

Status
Not open for further replies.

sadid

Advanced Member level 4
Full Member level 1
Joined
Oct 24, 2006
Messages
112
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,046
I am simulating some gates like Inverters or OR ,... with describing their mos Circuit and also using a library like CMOS 0.35um
now I want to know about the possibility of using gate directly in sp file and then guide the simulator to refer to my specified library.
is it possible how?
 

Just put your gate circuit design in a separate hspice netlist. Then include this file at the beginning of your netlist.
 

yes and also with Subcircuit in current file or with .inc in separate file ........but I want to use it directly without putting circuit........because I just simulating Inverter-Or-And.....
Seems there is no way just .inc and X.
Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top