Gate Delay of CMOS Inverter in terms of Input Slew and Output Capacitance

Status
Not open for further replies.

arpan_sen

Newbie level 6
Joined
Jan 21, 2004
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
92
Gate Delay of a CMOS Inverter = some_function(Input Slew Rate, Output Load Capacitance);

I am trying to understand how the gate delay is related to the input slew and output capacitance using mathematical equations. If you could please help me out and/or provide some links/books/papers that discuss the same I would be really very thankful.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…