GAL replacing with combinational gates

Thread starter john.stm
Start date Mar 12, 2013

Status: Not open for further replies.

Mar 12, 2013

john.stm

Newbie level 5

HI every one ,

i need a samll help ..

i want to replace my GAL device with combinational gates .

The GAL needs a go impulse to perform its logic .. then it does some logic function and gives it output to .. i have developed this logic but stuck with two big issues .

1) GAL uses some kind of register memory .. how to realise that in real life .. (with ff, latch or register , d -ff) ?

2) my combinational gates has to function only when at the positive edge of my go impulse ? how to do this part in real life ?

thanks in advance ...

- - - Updated - - -

sorry wrong picture . this is the right picture

Attachments

Status: Not open for further replies.

Similar threads

O
Issues with ALTERA EP600
- Started by OiramCisulix
- Oct 18, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
R
[Moved]Verilog issue with output even though condition is met(dice game)
- Started by ralph_verilog
- Oct 21, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
FPGA implementation with xilinx zynq 7000 FPGA board
- Started by mhezekiel
- Jun 8, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
J
Connecting 7 in 1 Soil Sensor with GW1NSR-4C using UART
- Started by Jainesh
- Jul 20, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
S
synplify issue with xci import
- Started by skyworld_cy
- Feb 7, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design