Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Rising and falling edge of which clock? If you imagine a 14 GHz clock, yes. The term "fundamental" refers to the spectral content of the data stream, not specifically a clock.
The clock at such speeds is almost certainly "recovered" from the data stream by local PLL and to make that reliable, a "transition density" is made a spec (like 8b/10b or Manchester) for data stream formatting.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.