function of Adder and MUX in the given

Similar threads

• M

  [SOLVED] Delaying the output by 2 clock cycles in FSM in VHDL

  • Started by metamisers
  • Aug 2, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  What's the difference between RAM and ROM with a coe files in Xilinx FPGA?

  • Started by kevinwang65
  • Mar 11, 2024
  • Replies: 13

  PLD, SPLD, GAL, CPLD, FPGA Design
• G

  VHDL abs() function speed

  • Started by gahelton
  • Nov 17, 2023
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design
• X

  VHDL Testbench (Weird output in the simulation)

  • Started by Xenon02
  • Jan 21, 2024
  • Replies: 18

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  FPGA LCD Text that changes depending on the mode

  • Started by MICHIN
  • Nov 12, 2024
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design