Fully differential op amp Slew Rate

Status
Not open for further replies.
T

tompham

Full Member level 2
Joined
May 29, 2010
Messages
133
Helped
29
Reputation
60
Reaction score
29
Trophy points
1,308
Location
usa
Visit site
Activity points
2,066
Hi all

I am simulating slew rate of fully op amp. I set up as the way in picture below and simulatiion look ok, but I have a question about resistors value in simulation. How to decide value of resistor value? If R too large the current from vin to input of opamp will be 0 ---> the set up become ideal case (vin = vin_opamp = vout_opamp)? Thanks


 

Hi SunnySkyguy

Thanks for your explaination. I have another question that I can not figure out and hope you help me.
I am desiging a fully folded cascode op amp with continuous cmfb. (you can see schematic and sim below). I use smic 65nm
tech and vdd = 1.2v. I set input common mode = 0.6v and want output common mode = 0.6v. My output common mode at dc
level look ok, but in transient the signal get oscilate when i apply a pulse at the input op amp. I can not explain why this happen
even my op amp phase margin = 70 and gain > 60dB







 

I am not familiar with your design, but it appears your CMRR is poor at this input bias voltage and also has considerable noise, resonance and 2nd harmonics.

Have you tried to change bias or loop gain to improve stability and CMRR.
 

tompham said:
... but in transient the signal get oscilate when i apply a pulse at the input op amp. I can not explain why this happen
Click to expand...



Aren't you stimulating common mode? Then it's no oscillation, just insufficient CMRR.
 

Hi erikl

Thanks for your sugestion. I will try to increase CMRR. Since I have no room to increase Aol, I try to decrease Acm
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…