Full CHip netlist in COnformal

Status
Not open for further replies.
N

nohj_yar

Junior Member level 1
Joined
Jan 16, 2015
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
133
Hi all,

I'm doing a FEV on RTL vs full-chip netlist, but the problem is during modelling the revised(full chip) design, it is stuck at 96%..

What are the practical reasons for this?

THanks for your help..
 

did you runs in flat or hierarchical mode?
I believed you also handle carefully the gated clock (if inserted), the multiplier identification.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…