Frequency divider using finite state machine

[tv123]

Can anybody give me the verilog code for fsm based frequency divider?
i need to use it for dpll

 

[TrickyDicky]

Why would anyone do that, when clock enables are far safer?

 

[ads-ee]

Can anybody give me the verilog code for fsm based frequency divider?
i need to use it for dpll

Am I missing something? Isn't this just a counter?

- - - Updated - - -

Why would anyone do that, when clock enables are far safer?

They are designing an adpll, take a look at their other posts. Though I don't think it's a great idea to try and make a adpll in an FPGA (FPGAs are just too darn slow)

 

[tv123]

Am I missing something? Isn't this just a counter?

- - - Updated - - -



They are designing an adpll, take a look at their other posts. Though I don't think it's a great idea to try and make a adpll in an FPGA (FPGAs are just too darn slow)

For simulation purpose is it okay?