FPGA synthesis and false path

Status
Not open for further replies.
S

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Visit site
Activity points
6,828
Is it necessary to set false path during FPGA synthesis? How can it be done if it is yes?

Regards
 

sun_ray said:
Is it necessary to set false path during FPGA synthesis?
Click to expand...
Setting a false path is only necessary if the path truly is false and can never occur.
How can it be done if it is yes?
Click to expand...
Consult the instructions for the FPGA synthesis tool that you are using.

Kevin Jennings
 

It depends strongly on your design if it is necessary or not
Some timing violations can be ignored, e.g. the hardware sets an register-bit but it doesnt matter if this bit is really set in the next cycle or some cycle later.
In that case you're allowed either to set a false path or a multicycle path
 

defining false path is only required to meet the timing. if you could do without it's safer, because you are sure to not cut any unwanted path.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…