hithesh123
Full Member level 6
- Joined
- Nov 21, 2009
- Messages
- 324
- Helped
- 1
- Reputation
- 2
- Reaction score
- 1
- Trophy points
- 1,298
- Location
- lax
- Activity points
- 3,548
I don't understand the function of INIT pin completely.
When the progB pin goes low, the Init pin goes low indicating the FPGA is clearing it's registers.
But the ug332, also says by holding INIT Low the configuration can be delayed.
If the FPGA is driving INIT. How can the user(external logic like MCU) hold it low to delay the config.?
When the progB pin goes low, the Init pin goes low indicating the FPGA is clearing it's registers.
But the ug332, also says by holding INIT Low the configuration can be delayed.
If the FPGA is driving INIT. How can the user(external logic like MCU) hold it low to delay the config.?