fpga floating point problem!!!

Status
Not open for further replies.

Indrajit Ghosh

Junior Member level 2
Joined
Feb 17, 2015
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
170
hi,
I am trying to write a code which will recieve real values from the real time enviroment.but verilog does not support real value synthesis, so how will i write a code in such situation,i don't want a truncated form of the real number suppose 2.3145 >2(this i don't want).

so how do i process real value in the codeE?
 

Instead of the abstract real type, synthesizable logic uses float or fixed point numbers. Read about it!
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…