FPGA Debug Problem: Thread [0] (Suspended: Signal 'SIGTRAP' received

Thread starter FPGA USER
Start date Jun 5, 2014

Status: Not open for further replies.

Jun 5, 2014

FPGA USER

Newbie level 1

Hello,

I have some issues to debug a project based on Altera stratixIII_3sl150. (Quartus 9.0, Nios II 9.0)
My problem is:
The execution of my program (c/c++) in visual studio is fine and its build in niosII is fine.
When i launch the debug in niosII, the project starts give results but it is suspended without finish the execution of the program. It mentions:

- Thread [0] (Suspended: Signal 'SIGTRAP' received. Description:Trace/breakpoint trap.)
1 <symbol is not available> 0x080000a0

Please any help.
Thanks.

Status: Not open for further replies.

Similar threads

I
Handling signal rate error in FPGA
- Started by Igloo2
- Aug 19, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
L
FPGA details
- Started by Luosi
- Sep 10, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
G
can we design FPGA?
- Started by gary36
- Oct 29, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
M
FPGA implementation with xilinx zynq 7000 FPGA board
- Started by mhezekiel
- Jun 8, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

FPGA Debug Problem: Thread [0] (Suspended: Signal 'SIGTRAP' received

FPGA USER

Newbie level 1

Similar threads

Privacy & Transparency

Privacy & Transparency