While an FPGA may serve to throw functional vectors and maybe
criticize as well, product acceptance testing also requires timing
and parametric (I, V, R/Z) testing which are best done with other
resources I expect. FPGA outputs are probably unsuited for
voltages outside I/O rails, you could lash up some ADC / DAC /
programmable gain resources outside I suppose. Perhaps you
can create timing measurement inside the FPGA (presuming
that you need less precision than the raw or internal-PLL clock
period).
Are you planning to restrict force and expect vectors to the on
chip memory? If using too many "bolt-ons" you may end up
better off with a processor and baggage, than a FPGA and
baggage. Since you'll still need a way to tell the FPGA anyhow.