ERROR : ncelab: *E,MTOMDU: More than one unit matches 'worklib.whole_digital_tdc_ckts':
whole_digital_tdc_ckts is my netlist genearted file in vhdl after synthesis process using design complier(synopsys tool)
one more ques..is it necessary to include sdc file for post synthesis smulation