Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

following error during post synthesis simulation using NCSIM tools

Status
Not open for further replies.
A

alokkmr18

Junior Member level 1
Junior Member level 1
Joined
Dec 28, 2012
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,413
ERROR : ncelab: *E,MTOMDU: More than one unit matches 'worklib.whole_digital_tdc_ckts':
whole_digital_tdc_ckts is my netlist genearted file in vhdl after synthesis process using design complier(synopsys tool)
one more ques..is it necessary to include sdc file for post synthesis smulation
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top