flipflops without reset

Status
Not open for further replies.
S

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Visit site
Activity points
6,828
What are the significance of flipflops without resets? Where are they used?
 

every flip flop is a single bit memory cell.

Memory cells and transmission bus transceivers often just need to latch data with clock. Dynamic RAM needs to be periodically read and re-written to stay latched. These charge storage cells are also called Flip Flops even though they like many mechanical flip flop systems are analog in nature.

FF's with no reset are smaller & cheaper and are used where the initial pwr-on value is not important.
 

sun_ray said:
What are the significance of flipflops without resets? Where are they used?
Click to expand...

Comparing with reset flipflops, non-reset flipflops are smaller and less power consuming. Normally, datapath uses non-reset flops. State machines flops use reset flops. One good thing to use all reset flops in a design is you have less trouble to trace 'x' propagation issue in gate level simulation.
 

Also, non-resetable flops will introduce difficulties in ATPG flow in term of coverage. It affects the controllability of DFT.
 

Non-resetable flops does not change any thing for DFT or ATPG coverage, because during the first shift in/out, the shift out value are ignore for un-reset flop, and the shift-in define a known value by the tool, and so the capture will be clean.
 

rca, at least current DFT flow in my company needs special care for un-resetable flops. There would be a lot of types of warnings and even errors regarding them. Designers would have to review it line by line to confirm it's waivable.
All in all, for a mass-product targetting chip, un-resetable flops are not preferred.

rca said:
Non-resetable flops does not change any thing for DFT or ATPG coverage, because during the first shift in/out, the shift out value are ignore for un-reset flop, and the shift-in define a known value by the tool, and so the capture will be clean.
Click to expand...
 

We did multiple chips with un-reset flops, but as you mentionned, the designer must confirm and prove that could never corrupted the functionalities.
We usually accept the un-reset flops for local small fifos (embedded in interface modules for example), and also in filtering...
 

SunnySkyguy said:
FF's with no reset are smaller & cheaper and are used where the initial pwr-on value is not important.
Click to expand...

Can you please provide examples where initial power on values are not important? How in a datapath initial reset values of flip flops are not important? Is not it always necessary to bring a flipflop to known state and to bring a flip flop to a known state we heed to have the reset? Is not it?

Regards
 

If a register is used to store an input to be read at a later time, a power up sequence can be designed to sample and save data without need to preset.
This can apply to a bit or byte or even a dual port memory. The design must write valid data before read on power up rather than reset.
 


Other than warnings of the form "FF isn't reset", have you got a concrete example where they are actually a problem? I've not had any "real" problems using Synopsys and Cadence flows before.

- - - Updated - - -

sun_ray said:
What are the significance of flipflops without resets? Where are they used?
Click to expand...

Where the start up condition doesn't matter, and you want to save power or area, or improve frequency.
 

jbeniston said:
Where the start up condition doesn't matter, and you want to save power or area, or improve frequency.
Click to expand...
How can you improve frequency by flip flops without reset?

Can anybody sum up the disadvantages of flipflops without reset? It is messed up here and there in this thread?
 

sun_ray said:
How can you improve frequency by flip flops without reset?

Can anybody sum up the disadvantages of flipflops without reset? It is messed up here and there in this thread?
Click to expand...

Less area == less logic == less delay == faster operation == higher operating frequency
 
Warpspeed said:
The pins physically all come out of the chip, whatever their function.
Click to expand...

In a chip there will be one reset at the chip I/O and that will be connected to all the reset pins of all the flip flops having a reset. The chip will contain flipflops with resets and without resets also. Where is the advantage then?
 

Last edited:

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…