kranthi_vlsi
Newbie level 5
- Joined
- Oct 18, 2013
- Messages
- 9
- Helped
- 2
- Reputation
- 4
- Reaction score
- 2
- Trophy points
- 3
- Activity points
- 53
The Flash address output shall be asserted to a valid i/p address for not less than 200 ms before the Flash write enable rising edge and 3 ns after Flash write enable rising edge.[both flash address and write enable are o/p to the flash interface]
how to write this test case in vhdl.
how to write this test case in vhdl.