fixing Timing violation

Status
Not open for further replies.

mj08

Newbie level 2
Joined
Jul 2, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
13
Hi,
i am very new to PD and i am working on this block which seems to have a very tight setup/hold margin. i see that the setup violating path has a lot of hold fix cells put in and if i try to reduce the dly or remove the delay cells, it breaks the hold . if i even try vt swapping or upsizing, the hold breaks. there is no noise in the path. i am not sure how i can fix these violations ? could some one please suggest something
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…