Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

fitting a larg design to more than one IC

Status
Not open for further replies.
T

tiger2000

Junior Member level 1
Junior Member level 1
Joined
May 28, 2001
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
58
Hi everyone!
Can anyone help me how I can fit a larg design to multiple Xilinx device.
Thanks in advance.
 

you can use $ynplicity's Certify to partition your design into multiple FPGAs for fast prototyping.

eman
 

H!

Tell about current release of Certify 6.0.1. or 6.0.2?

FoxB
 

How are IO pins assigned with a partitioned system across a couple FPGAs?

- Jayson
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top