filter design in ads

Status
Not open for further replies.
Run SP Analysis with activating calculation of group delay.

If you would like to evaluate group delay as post processing, calculate it like following.
group_delay = -diff(unwrap(phaserad(S12),pi) )/ (2*pi)

However, I don't recommend calculation by post processing.
 
Last edited:

hi thanks for your guide , i am so sorry , but i dont know do this work and work with sp analyzer. Please get more guidance


Many thanks to
 


again,thanks
mr works that i do , at first design a filter with layout
. then simulate that and saw result .such as s12,s11 ,phase.smith
after that i performed from tools menu after SI/PI ANALYZER clicked
then , performed options in this window.
finally, clicked ok. then make a schematic , in this schematic i dont know what ?????
also i simulation s parameter palette and term component and in the simulation s parameter and in parameter tab i perform group delay option, after that i did simulation . unfortunately below error :

Simulation / Synthesis Messages

Warning detected by hpeesofsim during netlist flattening.
Cannot find substrate `MSub1'.
Error detected by hpeesofsim during netlist flattening.
`Cros1': Expected a substrate model for parameter `Subst'.

Status / Summary


hpeesofsim (*) 370.600 Mar 3 2011 (64-bit built: 03/09/11 08:31:42)
Copyright Agilent Technologies, 1989-2011.
--------------------
Simulation terminated due to error.
--------------------

please guide me .
thanks
 

Warning detected by hpeesofsim during netlist flattening.
Cannot find substrate `MSub1'.
Error detected by hpeesofsim during netlist flattening.
`Cros1': Expected a substrate model for parameter `Subst'.
Simply, necessary components don't exist in your schematic.

Show me your schematic.
 

Simply, necessary components don't exist in your schematic.

Show me your schematic.

today i dont have schematic in my office. tomorrow i show that to you. but when i selected sp/ip analyzer in layout and adjust options in this window , and after that a schematic was make and in this schematic perform group delay option .
do schematic was made isnot layouts schematic???
if isnot true , what do i do???

thanks
i will take to you my layout , tomorrow
 

 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…