FIFO with dual clock design

Status
Not open for further replies.

RTL2GDSII

Member level 1
Joined
Apr 20, 2002
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
170
I need a synthesizable code for FIFO with dual clock (input one clcok. output another clock domain).
Anybody can help ?
 

It is useful
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…