sun_ray
Advanced Member level 3
- Joined
- Oct 3, 2011
- Messages
- 772
- Helped
- 5
- Reputation
- 10
- Reaction score
- 5
- Trophy points
- 1,298
- Activity points
- 6,828
What are all the reason a FIFO is placed at the transmission path while designing a PCS for PHY? Will the write clock frequency be higher than the read clock frequency in this case of this FIFO used for clock domain crossing issues for transmitting data from PCS to PMA?