HI,
please help me to design fft in fpga(lattice semiconductor or altera's stratix II) having dsp blocks (multiplier-accumulator).
am interested in calulating fft for 1024bit length.
waiting eagerly for ur kind suggestions
thanking u
see this book "Digital Signal Processing with Field Programmable Gate Arrays" of Meyer-Baese. it explain the basic structure of FFT and other DSP algorithms and it's realization on FPGA
I am very much interested in learning the design of DSP in FPGAs. Can anybody have the book "Digital Signal Processing with Field Programmable Gate Arrays" of Meyer-Baese. If you have, you can please send it to umamahesh.korapala@gmail.com.
I'm not exactly sure about the FFT algorithm but I did implement the DCT algorithm on Verilog using Matrix Multiplication technique. But that was for 10 bits only. Based on the dimensions of your data you migt want to use Radix-2 approach or the Divide and Conquer approach.
i can not find the two links**p://file.21ic.com.cn/DSP/DSP_with_FPGA.ziph**p://
pleaaaaase help me ,send me the files on my e mail ahmmansour@hotmail.com
thanks fot y