Fault Location of IDDQ test

Status
Not open for further replies.
R

rushabh007

Newbie level 5
Joined
Mar 5, 2013
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,330
Hello,

what is the fault location of IDDQ test? means at which point is measured? if it is at top level pin then how?
 

Hello Rushabh,

We measuring the IDDQ at top level power pins only as IDDQ is the current from VDD to VSS. We measuring current at VDD or VSS. There are some special circuits available to measure current. Either in chip or supported by ATE, we measure the IDDQ current.
If yoy want to ask about at which point IDDQ measured, than please do not use Fault location word. As in DFT, Fault location is doesn't mean that, so people confused more. So please take care while using technical words.
 
Thnx maulin,

I'll take care of that. as u said we are measuring IDDQ at top level pins. after applying each pattern we measure top level pins, that is how happen in hardware test??
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…