Non AMP

fault coverage calculation for test patterns

Thread starter jincyjohnson
Start date Sep 19, 2013

Status: Not open for further replies.

Sep 19, 2013

#1

J

jincyjohnson

Member level 4

whether fault coverage of test pattern can be found out using cadence tool.How is it calculated.

Status: Not open for further replies.

Similar threads

S
How should I use my self-designed TPG circuit to input test patterns into the test circuit of iscas89 and test its fault coverage in tetramax?
- Started by sicetn
- Dec 18, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
A
What are chip probe patterns?
- Started by awais980
- Oct 18, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
C
CRPR calculation for multicycle path
- Started by chevuturi
- Oct 22, 2024
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
A
How to read .sdf or .db file to TetraMax for Slack-based trantision fault ATPG
- Started by Aisiki
- Nov 15, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
S
How can I apply my patterns to iscas'89 circuit ?
- Started by sicetn
- Dec 15, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)