Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Explain technical difference between noise immunity and noise margin?

Status
Not open for further replies.
R

Rahul Sharma

Member level 3
Member level 3
Joined
Sep 9, 2014
Messages
63
Helped
4
Reputation
8
Reaction score
4
Trophy points
8
Location
Guwahati, INDIA
Activity points
506
i know basic definations but i am looking for physical interpretation .
I know how to calculate NM for any CMOS circuit but don't have any clue to calculate noise immunity in circuit.
On paper drawn figures will be appreciated for this
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top