rafia123
Newbie level 3
- Joined
- Jul 30, 2013
- Messages
- 3
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 21
Describe, using VHDL, a 4-bit parallel load shift register. The register is to have a synchronous load signal (L) and an asynchronous reset (CLR) and will function synchronously using a clock (CLK) signal. The system has a serial input (SIN) a 4-bit parallel input bus ( D[3:0] ) and a serial output (SOUT).