Ethernet frame structure

Status
Not open for further replies.
S

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Visit site
Activity points
18,302
Every Ethernet frame begins with a preamble and followed by an SFD.
These serve both for synchronization and for indication that a new frame has started.

Now,
Suppose the payload of Ethernet frame accidently matches the bit pattern of the preamble+SFD.

What will stop the RX side from thinking that another transmittion just began?
Is there a mechanism that prevents such thing from happening?
 

If the PHY thinks a bit sequence in the payload is a preamble following an IPG then it will send everything it sees after that to the MMI/GMII/RGMII interface. It's up to the Layer 2 to figure out that the source destination and the Ethernet frame is bad.

I'm pretty sure a PHY syncs to the preamble following an IPG and forwards everything until the next IPG. I might be recalling incorrectly, but I think the IPG is encoded with IDLEs or such and won't occur in any payload. At least that has been my experience working with PHY chips and FPGA MACs.

You could read 802.3, which is currently freely available from the .
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…