ESP-CV set constraint to output check

Status
Not open for further replies.
D

davidpan

Newbie
Joined
Jan 29, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
11
I have a signal A and I would like to set constraint to the output (DO) check such that, for example, if in the symbolic cycle 1, A = 1, then I want to ignore output check for symbolic cycle 2 & symbolic 3, and only check the output at symbolic 4, else if in the symbolic cycle 1, A = 0 AND in the symbolic cycle 2, A = 1, then I want to ignore output check for symbolic cycle 3 & symbolic 4 , and only check the output at symbolic 5.

Is there a way to do it? If so how should I write the set_constraint command?
 

Sort by date Sort by votes
This sounds like you could build it with logic gates. Or if you're writing code then a tree of IF-THEN statements.

Maybe flip-flops if you want a data signal to wait until the next clock cycle begins.

Make a flow-chart. A visual aid is more useful than lengthy verbal description.
 

Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…