Error when synthesizing in ISE: design is too large to fit the device

Status
Not open for further replies.
G

guzhal

Junior Member level 3
Joined
Feb 24, 2007
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,456
I am able to synthesize my design in ISE9.2i. When i try to implement,it is throwing an error

error:The design is too large to fit the device. (In packing phase)
how should i make my design to fit into the device
 

Re: help in ISE

Hi,

The easiest way is to choose a bigger FPGA or CPLD. Otherwise, you have to optimize your design.
Usually, it's a good idea to keep 20% to 40% of free space in your FPGA for future updates.
 

Re: help in ISE

I do agree with guzhal.

Try with higher Target device.
First see the device utilization, if it is more than 90% then such error may come. So try to optimize the design with giving Area as optimization goal. If doesn't work then need to change target device
 

Re: help in ISE

hi,
you need to optimise or choose fpga of bigger size:idea:



thanx......
 

help in ISE

How big is your design, and how big is your device?

If it's an FPGA, check the "device utilization summary" or "design summary" to see how many resources (flip-flops, block RAMs, I/O's, etc) were used. Do the numbers seem reasonable for your design? If not, maybe something went wrong during synthesis, such as RAM implemented as thousands of flops. Also check the synthesis report for suspicious warning messages.

Maybe helpful, "Area Reduction Strategies":
**broken link removed**
 

Re: help in ISE

If chip resources aren't spent, try with releasing IO pins (remove *.ucf file).
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…