Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

error in verilog code

Status
Not open for further replies.

Muthu

Newbie level 3
Newbie level 3
Joined
Feb 6, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
while simulating my verilog code in modelsim i received tis error "iteration limit reached 500ps"
whats the meaning of it how 2 avoid tis error?????:!::!::!::!::!::!:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top