Error in verilog A design

Status
Not open for further replies.
S

srini.pes

Member level 3
Joined
May 28, 2010
Messages
61
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
NIT calicut
Visit site
Activity points
1,725
Hi to all,

I am designing one model in verilogA. My equation is like

Qs_low1 = Charge_low(`alpha_1,H1,b1_1,b0_1)-Charge_low(`alpha_1,L1,b1_1,b0_1);




All H1,b1_1,bo_1,L1 are declared as real.

It was showing the error at "," after H1, if i replace H1 with some integer then the error was showing at next ",".

What may be the error please clarify.

Thanks
 

Here is the function charge_low,
and alpha_1 is a constant.


analog function charge_low;
input x,y,b1,bo;
real x,y,b1,bo;
begin
charge_low = eeta(x,y)*((b1*(y-(1/2*x)))+(2*b0))+((b1)/(4*hsppow(x,1.5)))* hspln(((0.5+(x*y))/(hspsqrt(x)))+(eeta(x,y)));
end
endfunction

 

What simulator do you use ?

Try few simulators, such as HSPICE, XA, Spectre, eldo, ADSsim, GoldenGate, etc....
As far as my experience, I often encounter bug in HSPICE Verilog-A compiler.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…