error for my vhdl design

Status
Not open for further replies.
G

gholamzadeh

Newbie level 4
Joined
Jun 7, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,414
hi
i wrote a vhdl code for read and write from sd card,and i have a problem,this error deny me to synthesize this code in xilinx
i have 4 array(0 to 160) of std_logic_vector(7 downto 0)
ERRORack:18 - The design is too large for the given device and package.
ERROR: MAP failed

I do not know how little of its size
please help me
thanx
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…