Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

error amplifier design for SMPS (buck converter)

Status
Not open for further replies.

arunkumarshanti

Newbie level 6
Joined
Oct 26, 2012
Messages
11
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Location
UDUPI
Activity points
1,370
Hi,

I am designing a synchronous buck converter & the specs are as follows:
Vin = 1.8V
Vo = 0.5V
Io = 1mA
Fsw = 1Mhz
Vripple(p-p) = 500 micro volts

For this I need to design error amplifier. My understanding is that I need to design a two stage op-amp with input differential amplifier followed by a common source amplifier. I read multiple sources for designing a two stage opamp but I did not get the grip. I am confused how to choose the specifications like input swing, Bandwidth, gain, required output voltage from error amplifier. Please help me to design a error amplifier and a suitable compensation for my project. :-|
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top